Synopsys

ASIC Digital Design Engr, Sr I (BB-C89F5)

Found in: Neuvoo Bulk CN

Description:

Job Description

and Requirements

At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk. 

ASIC Digital Design Engineer

We're looking for ASIC Digital Design Engineer to join our team.
Does this sound like a good role for you?

- Seeking a highly motivated and innovative digital design engineer with strong theoretical and practical background in high-speed data - recovery circuits.
- Working as part of a highly experienced mixed-signal design team, the candidate will be involved in designing and maintaining current and next generation PCIe Gen5, USB 2/3 SERDES, SATA, 10G-KR and HPC products.
- The position offers excellent opportunity to work with an expert team of digital and mixed signal designers responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on the test-chips.
- In addition, this is a great opportunity to work with a wide suite of in-house digital design and verification tools, including VCS, Design Compiler, PrimeTime, Tetramax and so on

Key Qualifications

  • Typically requires BS or MS plus at least 1-2 years of digital design experience in the industry as well as hands on experience in designing high-speed digital circuits, writing test-cases in Verilog and System Verilog, and familiarity with code quality metrics
  • Deep understanding of asynchronous clock crossings, DFT design methodologies, and synthesis implications of RTL
  • Knowledge of back-end synthesis tools DC/PT is a plus as are good organization and communication skills for interacting between different design groups and customer support teams
  • Good learning ability and communication skill
  • Good script skill as Perl, TCL

    • Preferred Experience
  • Customer package creation and regression flow developed with Perl or TCL script
  • RTL coding of high-speed digital circuits, modeling of analog blocks
  • Writing verilog and system-verilog test-benches
  • Synthesis, Defining place and route constraints, resolving STA issues and performing gate-level simulations
  • Defining and debugging DFT structures in the designs for high DFT coverage
  • Design Flow development as the DFT OCC, boundary scan flow, Spyglass flow
  • Interacting with customer support and back-end design teams

    • Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

    Job Category

    Engineering

    Hire Type

    Employee

    Country

    China

    calendar_today1 day ago

    Similar jobs

    location_onWuhan, China

    work Synopsys

    Apply:
    I expressly authorise the Terms and Conditions